Welcome
de
shop_car Home_head.Shop
rfq Home_head.RFQ
Home_head.User Home_head.User
Lattice Semiconductor_M5LV-512/160-12YI
Lattice Semiconductor_M5LV-512/160-12YI
Lattice Semiconductor

M5LV-512/160-12YI

FPGAs (Field Programmable Gate Array)
Lattice Semiconductor
M5LV-512/160-12YI
2-M5LV-512/160-12YI
CPLD MACH 5 Family 20K Gates 512 Macro Cells 52.6MHz/83.3MHz 3.3V 208-Pin PQFP Tray
In Stock : Please Submit RFQ TO US

Not available

QUICK RFQ
ADD TO RFQ LIST
Description Tech Specifications Documents Shopping Guide

M5LV-512/160-12YI Description

Tech Specifications

Mounting Style
SMD/SMT
Delay Time
12 ns
Memory Type
EEPROM
Supply Voltage - Min
3 V
Minimum Operating Temperature
- 40℃
Number of Macrocells
512
Package / Case
PQFP-208
Operating Supply Voltage
3.3 V
Packaging
Tray
Number of Product Terms per Macro
32
Maximum Operating Frequency
71.4 MHz
Number of Programmable I/Os
48
Maximum Operating Temperature
+ 85℃
Supply Voltage - Max
3.6 V
Factory Pack Quantity
120

M5LV-512/160-12YI Documents

Download datasheets M5LV-512/160-12YI

Related Parts

Microsemi_A54SX72A-1FGG256_FPGA SX-A Family 72K Gates 4024 Cells 250MHz 0.25um Technology 2.5V 256-Pin FBGA Tray

A54SX72A-1FGG256

Microsemi

Shopping Guide

Payment Methods
Payment_desc
Shipping Rate
Shipping_rate_desc
Delivery Methods
Delivery_Methods_desc
Home_foot.Follow_Us
Home_foot.Follow_Us_desc
AmpheoAmpheoAmpheoAmpheo
Home_foot.Contact_With_Us
[email protected]
Home_foot.INFORMATION
Home_foot.About Home_foot.Contact Home_foot.Certification Home_foot.All_Manufacturers Home_head.Quality_Inspection Home_head.Test_Report
Home_foot.POLICIES
Home_foot.Shipping_Delivering Home_foot.Refund_Return Home_foot.Terms_of_Condition Home_foot.Privacy_Policy
Home_foot.TOOLS
Home_foot.RFQ
Home_foot.payment
Home_foot.Transportation
Home_foot.Trademark

Home_foot.Copyright